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Abstract- This paper presents four carrier-based PWM 
strategies for diode-clamped converters of any number of levels 
and any number of legs (phases). These carrier-based PWM 
strategies guarantee the dc-link capacitor voltage balance in 
every switching cycle without the need of additional hardware 
and with low dc-link capacitance values for any modulation 
index and load, provided that the sum of leg currents equals 
zero. The performance of the presented carrier-based PWM 
strategies, in terms of dc-link capacitor voltage balance and total 
harmonic distortion in the output line-to-line voltages, is 
evaluated through simulation, showing a tradeoff between the 
simplicity of the carrier-based PWM implementation and its 
total harmonic distortion performance. 
I. INTRODUCTION 
Multilevel converters [1][3] have opened a door for 
advances in the electrical energy conversion technology. 
These converters present the advantages of a lower device 
voltage rating, a lower harmonic distortion, and higher 
efficiency compared to conventional two-level converters. 
These converters are typically considered for high power 
applications, because they allow operating at higher dc-link 
voltage levels with the current available semiconductor 
technology. But they can also be attractive for medium or 
even low power/voltage applications, since they allow 
operating with lower voltage-rated devices, with potentially 
better performance/economical features [4], [5]. 
There are three basic multilevel converter topologies: 
diode-clamped, flying capacitor, and cascaded H-bridge with 
separate dc sources. Among these topologies, diode-clamped 
converters are especially interesting because of their 
simplicity: the multiple voltage levels are generated passively 
through a set of series-connected capacitors (see Fig. 1.) 
However, these converters present the challenge of balancing 
the dc-link capacitor voltages. This problem has been 
extensively reported and analyzed in the literature. 
References [6] and [7] present specific pulsewidth 
modulation (PWM) strategies to operate n-level two-leg (H-
bridge, single phase) and three-leg (three phase) dc-ac diode-
clamped converters with dc-link capacitor voltage balance 
without the need of introducing additional hardware. The 
balance of all dc-link capacitor voltages is guaranteed in 
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every switching cycle, for any value of the modulation index 
and any load (balanced, unbalanced, linear, nonlinear…) 
provided that the sum of leg output currents is zero (load with 
isolated neutral) and that the leg output currents are 
approximately constant over the switching cycle. The balance 
is achieved by extracting, in every switching cycle, a zero 
average current from the inner dc-link points. 
These PWM strategies are defined in terms of the leg duty-
ratios of connection to the dc-link points as 
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for three-leg (three phase) converters, where dx,y represents 
the leg x duty-ratio of connection to dc-link point y, m is the 
modulation index (m  [0,1] in the linear modulation range, 
overmodulation is not considered), and  is the ac-side line-
cycle angle. 
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Fig. 1.  Topology of an n-level diode-clamped converter leg. 
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These expressions summarize the proposed PWM 
strategies and allow a simple digital implementation. Fig. 2 
shows an example of the leg duty-ratio pattern obtained from 
(2). 
The previous results were obtained from a space vector 
modulation approach. A carrier-based (CB) PWM approach is 
often more intuitive and instructive, and has a potential for 
computation load reduction resulting in more practical 
solutions. 
This paper presents two new CB PWM strategies, 
equivalent to those defined in [6] and [7], offering an 
alternative implementation. These new CB PWMs are 
compared to conventional CB PWM strategies, highlighting 
the differences. 
Additionally, two extra CB PWM strategies guaranteeing 
the dc-link capacitor voltage balance are proposed, featuring 
a more practical implementation. 
All four proposed CB PWM strategies are defined for the 
general case of an n-level (n  3) p-leg (p  2) converter (the 
leg outputs are connected to p phases), extending the 
application scope beyond the three-leg case previously 
reported ([6] and [7]). 
The paper is organized as follows. Section II reviews the 
two conventional CB PWM schemes for multilevel 
converters. Section III presents the four proposed CB PWM 
strategies to comprehensively guarantee capacitor voltage 
balance. Section IV presents simulation results to evaluate the 
performance of the PWM strategies presented, and Section V 
outlines the conclusions. 
II. CONVENTIONAL CARRIER-BASED PWM STRATEGIES 
Fig. 3 and Fig. 4 illustrate the two conventional CB PWM 
strategies for diode-clamped multilevel converters within a 
switching cycle with period Ts: level-shifted (LS) and phase-
shifted (PS) PWM [8]. For each converter leg x, a modulating 
signal (dx) is compared to n–1 carrier waveforms (c1, c2, …, 
cn–1). In Fig. 3, the carrier waveforms are level shifted, with a 
possible phase-shift (i,j) among them. In Fig. 4, the carrier 
waveforms are phase-shifted. 
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Fig. 2.  Leg 1 duty-ratios from (2) over a line cycle for a five-level (n = 5) 
three-leg dc-ac converter with m = 0.5. 
In both cases, the operating law is as follows: at any point 
in time, the leg output terminal is connected to the dc-link 
point j, where j = 1 + (number of carriers < dx). 
Typically, in dc-ac conversion applications and in both LS 
and PS PWM 
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where m  [0, 1] is the modulation index,  = o·t is the ac-
side line-cycle angle, p is the number of converter legs and 
x  {1, 2,…, p} is the leg number. 
In LS PWM, the phase-shift between consecutive carriers, 
i,i+1, is typically equal to zero (LS phase-disposition (PD) 
PWM). In PS PWM, typically i,i+1 = /(n–1). 
In general, these conventional PWM strategies, as defined 
above, lead to the unbalance of the dc-link capacitor voltages, 
either through low-frequency capacitor voltage oscillations or 
through the collapse of some capacitor voltages. An 
exception is the three-level two-leg (single phase) case (n = 3, 
p = 2), in which these conventional PWM strategies produce 
capacitor voltage balance in every switching cycle [6]. 
For dc-link capacitor voltage balanced operation, LS PD 
PWM provides optimal line-to-line voltage quality (lowest 
harmonic distortion), as in nearest-three space vector PWM, 
for the entire range 0 < m < 1. This is the reason that carrier-
based PWM research for diode-clamped converters has 
mainly focused on LS PWM. PS PWM only provides optimal 
voltage quality for 0 < m < 1/(n–1). For further modulation 
index  increase,   voltage  quality  is  gradually  compromised. 
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Fig. 3.  Level-shifted PWM. 
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Fig. 4.  Phase-shifted PWM. 
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However, PS PWM offers in return dc-link capacitor voltage 
balance opportunities that are explored in this paper. 
III. PROPOSED CARRIER-BASED PWM STRATEGIES 
In the following, four CB PWM strategies are presented. 
These PWMs maintain the dc-link capacitor voltage balance 
in every switching cycle if the sum of output leg currents is 
equal to zero. 
A. CB1 PWM 
The first CB PWM strategy considers n–1 modulating 
signals (dSx,1, dSx,2,…, dSx,n–1) and one carrier (c) per leg, as 
depicted in Fig. 5 (the carrier is common to all converter 
legs). The comparison of the modulating signals to the carrier 
generates the switch control signals sx,1, sx,2,…, sx,n–1; i.e., the 
crossings of each modulating signal with the carrier defines 
the switching instants of the corresponding pair of switches in 
Fig. 1. 
The value of the modulating signals can be computed from 
the value of the typical modulating signals per leg in (3), 
modified by a factor k to be able to use a normalized value of 
the modulation index m  [0,1]: 
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The value of the modulating signals is then computed 
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Fig. 5.  CB1 PWM. 
Fig. 6 shows the modulating signals over a line cycle in the 
same conditions of Fig. 2 (n = 5, p = 3, and m = 0.5). This 
PWM strategy is equivalent to the PWM strategy in [6] and 
[7] (i.e., if the modulating signals are regularly sampled, it 
produces exactly the same switch gate control waveforms) 
because the values of dx,y in (5) are equal to the values in (1) 
and (2), as can be observed by comparing Fig. 2 and Fig. 6: 
the modulating waveforms in Fig. 6 are obtained by addition 
of the appropriate leg duty ratios of Fig. 2. However, (5) 
extends the application of this PWM strategy to any number 
of converter legs (ac-side phases) p  2. 
This PWM strategy can be also understood as a LS PWM 
with n–1 modulating signals being compared (one to one) to 
n–1 level-shifted carriers in phase. From Fig. 5, each 
modulating signal could be compressed multiplying by 2/(n–
1) and level-shifted, to be compared with the corresponding 
carrier in the LS PWM scheme of Fig. 3, and generate the 
switch control signals. In fact, this is the LS PWM strategy 
presented in [9] for a four-level three-leg converter. In the 
present paper, the definition of the modulating signals is 
extended to a higher number of levels and any number of 
converter legs. In addition, the PWM strategy is further 
simplified by considering one single carrier (Fig. 5). The use 
of several modulating waveforms in LS PWM schemes has 
also been considered in [10] to decrease the harmonic 
distortion of the output line-to-line voltages. 
B. CB2 PWM 
The remaining proposed CB PWM strategies are PS PWMs 
with specific modulating signals and phase-shifts for the 
carriers. To obtain the modulating signals we simply add an 
offset to the modulating signals in (4): 
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Fig. 7 shows the modulating signals over a line cycle for 
p = 3 and m = 0.5. 
Finally, we compare the modulating signals to a set of n–1 
phase-shifted symmetric triangular carriers, where the phase-
shift between consecutive carriers (i,i+1) is such that the 
modulating signal with the highest value (d’max) and the 
modulating signal with the lowest value (d’min) pass through 
the crossing points of the first (c1) and last (cn–1) carriers (see 
Fig. 8). The value of the phase-shift between consecutive 
carriers is: 
          2...,21 ;2 ,...,,max1 211    n,, in ddd pi,i  (7)
All modulating waveforms fall within the shaded area of 
Fig. 8, which is the necessary and sufficient condition for 
capacitor voltage balance in every switching cycle. 
This PS PWM strategy is again equivalent to the PWM 
strategy in [6] and [7]. The problem of this PS PWM strategy 
is that it requires a variable phase shift between consecutive 
carriers along the line cycle, which may make its 
implementation difficult. 
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Fig. 6.  Modulating waveforms in CB1 PWM for n = 5, p = 3, and m = 0.5. 
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Fig. 7.  Modulating waveforms in the CB2 PWM for p = 3 and m = 0.5. 
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Fig. 8.  Location of the maximum and minimum modulating signals in the 
CB2 PWM. 
 
C. CB3 PWM 
CB3 PWM is the same as CB2 PWM but with a value of 
the phase shift between carriers: 
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In this case, and for constant m, the phase shift among 
carriers is constant over the line cycle. 
D. CB4 PWM 
CB4 PWM is the same as CB2 PWM but with a value of 
the phase shift between carriers:   2,21 ;min1   n,, ii,i   (9)
where min is a constant value equal to the minimum phase 
shift achievable in practice between consecutive carriers. The 
phase shift among carriers is therefore constant for all 
operating conditions (for all values of m and ). 
This PS PWM strategy is equivalent to the quasi two-state 
mode PWM strategy presented in [11] for n-level three-leg 
diode-clamped converters. 
IV. SIMULATION RESULTS 
In this section, simulation results are presented to evaluate 
the performance of the different proposed CB PWM 
strategies. The simulations have been performed in 
MATLAB-Simulink. 
Fig. 9 shows the total harmonic distortion in the output 
line-to-line voltages (THD) of a three-leg dc-ac converter as a 
function of the modulation index for all proposed CB PWM 
strategies and two additional cases for comparison: a space 
vector modulation (SVM) strategy for a two-level converter 
and the original (O) PWM strategy presented in [7]. It can be 
seen that CB1 and CB2 are equivalent to O. CB3 presents a 
slightly higher THD and CB4 presents similar THD values as 
in a two-level converter. Comparing CB2, CB3, and CB4, it 
can be concluded that there is a tradeoff between the PWM 
simplicity and the THD. 
Figs. 11-14 present simulation results corresponding to a 
five-level five-leg converter, as shown in Fig. 10. It can be 
seen that the proposed CB PWM strategies perform 
satisfactorily in multilevel multileg (multiphase) systems, 
guaranteeing the dc-link capacitor voltage balance in every 
switching cycle with low dc-link capacitance values. Note the 
use of all possible voltage levels (nine) in synthesizing the 
output line-to-line voltages v12 and v13. 
In real applications, dc-link capacitor voltage unbalances 
can occur due to several possible causes: high output-current 
ripple or any other conditions producing high output current 
derivatives, unequal switching behavior, leakage currents, etc. 
The proposed CB PWM strategies do not produce any low-
frequency distortion in the ac-side line-to-line voltages and 
currents under unbalanced dc-link capacitor voltages [12]. On 
the other hand, these unbalances can be corrected by properly 
modifying the values of dx,y in CB1 (according to the closed-
loop control presented in [13]) or the phase-shifts among 
carriers in CB2, CB3 and CB4. 
The good performance of this type of voltage balancing 
PWM strategies has been experimentally verified in [6], [7], 
[12], and [13]. 
V. CONCLUSION 
Four novel CB PWM strategies have been presented to 
control multilevel multileg diode-clamped converters, 
particularly in dc-ac conversion applications, guaranteeing 
the balance of the dc-link capacitor voltages in every 
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switching cycle for any modulation index and load, provided 
that the sum of output leg currents is zero and that the leg 
output currents are approximately constant over the switching 
cycle. The specific features of these PWM strategies that 
allow a comprehensive dc-link capacitor voltage balancing 
have been highlighted with reference to conventional CB 
PWM schemes. The capacitor voltage balance is obtained 
without the need of additional hardware but at the expense of 
increasing the total harmonic distortion at high modulation 
indexes, compared to other conventional PWM strategies. 
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Fig. 9.  THD as a function of the modulation index m. Conditions: p = 3, 
min = (0.01/3)· (in CB4), fs / fo = 100 and harmonics considered up to 40·fs. 
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Fig. 10.  Five-level five-leg diode-clamped inverter with a five-phase load. 
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Fig. 11.  Modulating waveforms for CB1, n = 5, p = 5, and m = 0.75. 
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Fig. 12.  Modulating waveforms for CB2, CB3, CB4, p = 5, and m = 0.75. 
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Fig. 13.  Detail of the modulating and carrier waveforms for CB2, n = 5, 
p = 5, and m = 0.75. 
The presented CB PWM strategies allow an alternative 
implementation of other equivalent PWMs already reported 
in the literature for n-level two-leg (single phase) and three-
leg (three-phase) diode-clamped converters. Furthermore, the 
strategies presented here are defined for any number of legs 
(phases), extending this type of PWMs to converters with 
more than three ac-side phases. 
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If a particular switch (e.g., MOSFET), ideally with 
integrated auxiliary circuitry (gate driver, gate-driver power 
supply [14], protections…), and a particular diode (e.g., 
Schottky), both with good performance characteristics, are 
available; then, multilevel converters of different voltage 
ratings could be built from these two devices. The extended 
use of these two devices could bring their cost down enough 
to make the proposed multilevel topologies competitive with 
conventional topologies. 
Therefore, the proposed PWM strategies enable the use of 
easily scalable multiphase and compact (small dc-link 
capacitances) diode-clamped converters in applications such 
as ac motor drives, with higher efficiency and lower output 
line-to-line voltage harmonic distortion than conventional 
two-level converters [6], [7]. 
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Fig. 14.  Simulation results for the two different line-to-line voltages (v12, v13), line currents (i1, i2, i3, i4, i5), and dc-link capacitor voltages (vC1, vC2, vC3, vC4) in 
the following conditions: CB2, n = 5, p = 5, m = 0.75, Vdc = 1000 V, fo = 50 Hz, fs = 5 kHz, C = 200 F, RL = 33 , and LL = 15 mH. 
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